



US005331538A

United States Patent [19]

[11] Patent Number: **5,331,538**

DiGiulio et al.

[45] Date of Patent: **Jul. 19, 1994**

[54] MAIL PROCESSING SYSTEM CONTROLLER

[75] Inventors: **Peter C. DiGiulio**, Fairfield; **Michael L. Hernandez**, Hamden; **Frank D. Ramirez**, Stamford; **Mark W. Van Gorp**, Danbury, all of Conn.

[73] Assignee: **Pitney Bowes Inc.**, Stamford, Conn.

[21] Appl. No.: **34,198**

[22] Filed: **Mar. 19, 1993**

Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 832,604, Feb. 12, 1992, abandoned, which is a continuation of Ser. No. 425,075, Oct. 23, 1989, abandoned.

[51] Int. Cl.⁵ **G06F 15/46; G06F 15/16**

[52] U.S. Cl. **364/134; 364/131; 364/138; 364/228.1; 364/DIG.1**

[58] Field of Search **364/131-134, 364/135, 136, 138, 140, 474.11, DIG. 1, DIG. 2**

[56] References Cited

U.S. PATENT DOCUMENTS

3,884,370	5/1975	Bradshaw et al. .	
4,123,794	10/1978	Matsumoto	364/134
4,212,057	7/1980	Devlin et al.	364/134
4,410,961	10/1983	Dlugos et al. .	
4,410,962	10/1983	Daniels et al. .	
4,413,319	11/1983	Schultz et al.	364/131
4,524,426	6/1985	Eckert et al. .	
4,525,785	6/1985	Soderberg et al. .	
4,535,421	8/1985	Duwell et al. .	
4,550,366	10/1985	Toyama et al.	364/134
4,570,217	2/1986	Allen et al. .	
4,600,988	7/1986	Tendulkar et al.	364/131
4,608,661	8/1986	Sasaki	364/131
4,642,791	2/1987	Mallozzi et al. .	
4,656,343	4/1987	Gerritsen et al. .	

4,803,618	2/1989	Ita et al.	364/134
4,849,884	7/1989	Axelrod et al. .	
4,849,893	7/1989	Page et al.	364/131
4,858,101	8/1989	Stewart et al.	364/131
4,942,535	7/1990	Francisco	364/133
4,975,833	12/1990	Jinzaki	364/134
5,032,975	7/1991	Yamamoto et al.	364/134
5,047,921	9/1991	Kinter et al.	364/134

FOREIGN PATENT DOCUMENTS

83/01520A 10/1982 World Int. Prop. O. .

Primary Examiner—Jerry Smith

Assistant Examiner—Thomas E. Brown

Attorney, Agent, or Firm—Charles G. Parks, Jr.; Melvin J. Scolnick

[57] ABSTRACT

The processing system controller is utilized in a mail processing system. The processing system controller provides process control over a plurality of processing subsystems which operate on a mailpiece traversing the processing system. The processing subsystems employing a plurality of prime movers controlled by the processing controller. The processing system controller includes a motor controller in bus communication with the prime movers for control of the prime movers. Sensors monitor the operating conditions and parameter of each subsystems and are in bus communication with a sensor controller. A random access memory (RAM) is in bus communication with the motor controller and the sensor controller. The motor controller and the sensor controller are programmed such that the motor controller can read from the RAM and the sensor controller can write to the RAM. The motor controller reads from the RAM at discrete time intervals and the sensor controller writes to the RAM at other discrete time intervals.

5 Claims, 2 Drawing Sheets

